

000220"0161550




Fig. 2




Fig. 3A

```

in24 = L1 and L2
out24 = if (vclk1 == HIGH) then in24//change state
        else out24//retain state
B = out24
C = A or B
in26 = C
out26 = if (vclk2 == high) then in26//change state
        else out26//retain state
A = L3 and out26

```

~ 27

```

module fig1 ( L1, L2, L3, vclk1, vclk2, .. )
input L1, L2, L3, vclk1, vclk2;

```

```

    and    g14 ( in24, L1, L2 );
    vdelement g24 ( out24, vclk1, in24 );
    or     g16 ( in26, A, out24 );
    vdelement g26 ( out26, vclk2, in26 );
    and    g20 ( A, L3, out26 );

```

```
endmodule
```

```

primitive vdelement (out, vclk, in)
output out;
reg out;
input vclk, in;

```

```

table
// vclk  data  out  out_new
1      1 :   ?   : 1 ;
1      0 :   ?   : 0 ;
0      ? :   ?   : - ; // - means 'no change', i.e. retain previous value
endtable
endprimitive

```

~ 28

Fig. 3B




Fig. 4




Fig. 5.

